## Advanced Device Technologies, Inc. 1590 Ravens Place Charlottesville, VA 22901

TEL: (804) 974-1416 FAX: (804) 974-9616

January 16, 1995

Dr. Alvin M. Goodman Program Officer, Code 312 Office of Naval Research 800 North Quincy Street Arlington, VA 22217-5000 TEL: (703) 696-4845

Dear Dr. Goodman:

Please find enclosed Progress Report #3 entitled "Novel Field Effect Transistors for Low Power Electronics" summarizing the status of our research under ONR STTR Contract #N00014-94-C-0260. Also enclosed is invoice #SA3-11695. If you should have any questions regarding either the report or the invoice, please don't hesitate to call me at the number above.

Thank you for your interest and support of Advanced Device Technologies, Inc.

Sincerely,

William C.B. Peatman

Who. B. Poat

President

Attachments:

Invoice #SA3-11695

Progress Report #3

Distribution List



DISTRIBUTION STATEMENT A

Approved for public release; Distribution Unlimited

MATERIAL INSPECTION AND RECEIVING REPORT								OMB No. 0704-0248			
Public reporting burden for this collection of information is estimated to average 35 minutes per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other spect of this collection of information, including suggestions for reducing this burden, to Department of Defense, Washington Headquarters, Services, Directorate for information Operation											
	Highway, Sulta 1204, Arlingt PLEAS SENT IDEN. (CONTRACT)	E DO NOT	RETURN YOUR COMPLI	TED FORK	dget, Paper N TO EIT CE NO./DA	HER OF	THESE /	ADDKES:	SE5.		
	4-94-C-02	. 60	(OnDEN) NO.		- 116		7. PA	1	OF \	P. ACCEPTANCE POINT	
2 SHIPMENT NO.	3. DATE SHIPPED	4. 8/1,				The same of the sa	INT TERM!	5			
ADT 000	3 95 JAN 16	TON				,	JET	3-			
9. PRIME CONTRAC	70R CODE	001	K 7	10. ADM	NISTERED	Y	<del></del>		COOF	52404A	
Advanced Device Technologies, Inc.					DCMAO Baltimore						
1590 Ra	1590 Ravens Place					AHn: Chesapeake 200 Towsontown Blud. West					
CharleHesville, VA 22901				Tow	TOWSON, MD 21204-5299						
11 SHIPPED FROM	(If other than 9) CODE		F01:	12. PAYM	12. PAYMENT WILL BE MADE BY CODE SC 1030						
	•			DEA	IDEAE CALLANGUS SEATES						
	See Block	- 9		DEA	DFAS CO Chesapoake Division P.O. Box 182264						
				1	[Columbia, DH 43218-2264						
13 SHIPPED TO	CODE	Noo	014	14. MARI					CODE		
office o	st Naval Re									'	
800 Nor	th Quincy s	stree	<del>t</del>								
	~, VA 221										
	16. STOCK/PART NO.			RIPTION	17.		118.	19.		ŧ 20.	
ITEM NO.	<b>Ondicate</b>	number of sh	ipping containers - type of intainer number.)	WIFTION.	QUA	NTITY REC'D *	UNIT		T PRICE	AMOUNT	
0001 AC	Progress Re	eport -	Due 17 JAN	45	1		ea	\$16	,544.00	\$16,544.00	
	154.000	o via	Fed Ex)								
	Caribbee	, ,,,	, (5)								
								l			
								<b>!</b>			
								1			
										•	
		•						1			
				•			3		( )		
21.	~ <del>~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ </del>	QUALITY	ASSURANCE		<b>22.</b>				RECEIVER'S USE		
	A, ORIGIN CCEPTANCE of listed in	items		TINATION ICE of lister					rown in column 17 were received good condition except as noted.		
Table 1	by me or under my sur		made by me or under my	supervisio	supervision and they						
	and they conform to contract, except as noted conform to contract, exce heroin or on supporting documents.					pt as noted herein or on DATE PECEIVED			SIGNATURE OF AUTH GOVT REP		
11-1 :101 01 1311 201	The Print of this supporting documents.					TYPED NAM					
DATE	SIGNATURE OF AUTH G	OVT SEE	DATE SI	GNATURE OF A	UTM COVE	920	AND OF	ICE			
TYPED MARKE	Signature of Moth C	aut ner	TYPED NAME			N.E.F	* If au	antity r	eceived by t	he Government is the	
AND OFFICE			AND TITLE				Same	as quan	tity shipped	, indicate by (\(\forall \) actual quantity re-	
										poed and encircle.	
23. CONTRACTOR U	SE ONLY										
ADT, Inc. Point of Contact Original Invoice											
ADT, Inc. Point of Contact  Dr. William C.B. Peatman											
TEL: (804) 974-1416 DIIG QUALITY INCRESTED 5											
122. 607) 177-1116											
18888188 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8											
DD Form 250, DEC 91 10050100 005 -											

19900120 000

# **Novel Field Effect Transistors for Low Power Electronics**

Progress Report #3

**NAVY STTR Phase I** Contract Number: N00014-94-C-0260

January 16, 1995

# **Delivered To:**

Dr. Alvin M. Goodman Program Officer, Code 312 Office of Naval Research **Ballston Tower One** 800 North Quincy Street Arlington, VA 22217-5660

			-			
Accesion For						
NTIS		×	1			
DTIC	TAB		1			
Unannounced						
Justification						
By Distribution						
Availability Codes						
Dist	Avail and/or Special					
A-1						

# From:

Advanced Device Technologies, Inc. 1590 Ravens Place Charlottesville, VA 22901 TEL: (804) 974-1416

Dr. William C.B. Peatman, President

DTIC QUALLEY LINED S

Approved for public release; distribution is unlimited.

# Novel Field Effect Transistors for Low Power Electronics (ONR STTR Contract N00014-94-C-0260)

# **Table of Contents**

		Page
I.	Phase I Technical Objectives	3
II.	Phase I Progress Report #3	4

# I. Phase I Technical Objectives

The primary objective of this Phase I project is to determine the extent of the significant reduction in power consumption of integrated circuits which may be achieved by utilizing a novel sidegate FET technology. The new FET technology promises to eliminate the Narrow Channel Effect (NCE) which is one of the primary factors limiting the minimum power consumption of integrated circuits. By eliminating the NCE, we will be able to scale the device size dramatically and reduce the power consumption by an order of magnitude. The project will assess the power, speed, circuit design, processing, and manufacturability of the new FET technology for both digital and analog circuit applications. In particular, we will extract device parameters from the new ultra-low power FETs fabricated at UVa. develop device models, incorporate these models into a new SPICE package (AIM-Spice), simulate different logic families including DCFL and SCFL, and compare the predicted performance with the standard DCFL and SCFL logic. We will also analyze the gate current leakage and subthreshold slope as the primary factors limiting the noise margins at low power supplies, establish the minimum required bias voltage for reliable operation, and analyze the factors determining the threshold voltage changes from device to device as well as other factors which may limit the yield and integration scale.

## II. Phase I Progress Report #3

As detailed in the Phase I proposal, the project has five major tasks. These are 1) 2-D MESFET (discrete) device fabrication, 2) detailed device evaluation and optimization for next iteration of device design and fabrication, 3) parameter extraction using AIM-SPICE to generate and refine AIM-SPICE 2-D MESFET models, 4) 2-D MESFET DCFL and SCFL logic circuit simulations using AIM-SPICE and comparison with conventional circuits, and 5) analysis of manufacturability and technology insertion issues. This report summarizes the progress in each task area since the second Progress Report of 11/28/94.

#### Task 1: Device Fabrication

In the last report, we reported devices having record unit width transconductance for a 1 micron wide FET (295 mS/mm at room temperature). Since that time, the device fabrication has been focussed on developing a new gate level dry etch process using the Cl-RIE at UVA. This work has been successful and a sample batch of devices (not electrically active) were fabricated to demonstrate the new capability. A scanning electron micrograph of the device, given in Fig. 1, shows the excellent gate definition (after etch and plate) and alignment between ohmic and gate levels. The channel dimensions (the 2-d electron gas region between the two opposing gate contacts) are nominally 0.5 x 0.5 micron ( $W_0 \times L_g$ ) while the source/drain spacing  $L_{DS}$  is 2.7 micron. This represents a significant improvement in device scaling, compared with previous devices, and such scaling will be important for achieving higher performance (high speed, lower power) devices.

There are several batches of 2-D MESFETs in progress which will be completed by the end of this Phase I contract. These devices will provide additional data for parameter extraction and device modeling. In addition, a new maskset was designed which will permit fabrication of both discrete devices (for noise measurements), single-stage inverters and 3-stage inverter chains. The inverter devices will greatly facilitate the parameter extraction and comparison with the AIMSPICE circuit simulation.

## Task 2: Evaluation, Optimization, Design

Additional evaluation of the devices reported last time included the measurement of the series resistance and estimate of the intrinsic transconductance. To estimate the source and drain series resistances  $R_S$  and  $R_d$  for the 1 micron wide device, we measured the drain current of 1  $\mu$ m (27.9  $\mu$ A) and 3  $\mu$ m (15.3  $\mu$ A) channel length devices at  $V_{DS} = 0.05$  for  $V_{CS} = 0.5$  V (i.e. in the linear region with nearly fully conducting channel). Assuming ohmic behavior so that  $R_S + R_d = V_{DS}/I_D$ , we extrapolated the measured resistances to zero channel length and obtained  $R_S + R_d = 1050$   $\Omega$ . Due to the source/drain symmetry, we obtain  $R_S = 525$   $\Omega$  which agrees well with the calculated spreading resistance assuming the 2-d gas conductivity and the geometry of the device shown in Fig. 1. The *intrinsic* transconductance,  $G_{m'}$  is larger than the extrinsic  $G_m$  measured earlier (295 mS/mm) by the factor  $(1 - G_m/R_S + R_d)^{-1}$  so we estimate the peak  $G_{m'}$ 

value to be 427 µS (427 mS/mm) which is, to our knowledge, the highest unit-width transconductances (both extrinsic and intrinsic) yet reported for FETs of these channel widths. These results offer further evidence that the narrow channel effect, which is a serious limitation to the minimum power consumption in conventional FETs, is practically eliminated in this device.

#### Task 3: 2-D MESFET AIM-SPICE Modeling

Last time, the 2-D MESFET inverter transfer characteristic was presented showing the excellent agreement between measured data and the universal HFET model of AIMSPICE. Since that time, we have developed an accurate capacitance model based on extracted  $I_D$  -  $V_g$  data of the 0.5 micron wide device used in the inverter measurements. Fig. 2 shows the fit between the data and the model over several decades in the capacitance. The new capacitance model was implemented into AIMSPICE and will continue to be improved as new data is obtained.

#### Task 4: 2-D MESFET DCFL and SCFL Circuit Simulation

The I-V and C-V AIMSPICE models were used in the transient response simulation of a 3-stage 2-D MESFET ring oscillator which is shown in Fig. 3. The simulation was performed using the parameters of the 0.5 micron device of the inverter transfer characterization reported last time. The total delay was 52 ps (17 ps/stage) at  $V_{DD}$ = 0.8V and 48 ps (16 ps/stage) at  $V_{DD}$ = 1.6V. The delay and power per gate were calculated using the equations

$$t_d = \frac{1}{2Nf} \tag{1}$$

and

$$P_d = \frac{V_{dd}I_d}{N} \tag{2}$$

The results include a delay of 8.7 ps and power of 9.25 uW per gate at  $V_{DD}$ = 0.8V or a power-delay product of less than 0.1 fJ. This result represents a very substantial reduction in the power-delay product compared to the state-of-the-art. The main reason for such a reduction in the power-delay product are the elimination of the narrow channel effect (thereby allowing much narrower, lower current devices) and the use of the heterodimensional 3-d/2-d Schottky contact which has lower capacitance than the equivalent parallel plate device.

#### Task 5: Manufacturability and Technology Insertion Issues

A comprehensive technology analysis of 2-D MESFET circuits will be performed toward the end of Phase I project. It will serve to summarize the main advantages of the 2-D MESFET over existing technologies and to address any potential barriers to insertion of the 2-D MESFET technology into the large scale IC manufacturing environment.




Fig. 1.Scanning electron micrograph of a nominally 0.5 micron by 0.5 micron channel 2-D MESFET.

# C-V for 2-D MESFET nmax=1.25E15




Fig. 2 Simulated capacitance-voltage characteristic of 0.5 micron 2-D MESFET.




Fig. 3. AIMSPICE transient response of a 3-stage 2-D MESFET ring oscillator.

## **Distribution List**

1-4 Office of Naval Research
 Ballston Tower One
 800 North Quincy Street
 Arlington, VA 22217-5660

ATTN:

Dr. Alvin M. Goodman

Code 312

(703) 696-4845

- 5 Administrative Contracting Officer DCMAO Baltimore ATTN: Chesapeake 200 Towsontown Blvd. West Towson, MD 21204-5299
- 6 Naval Research Laboratory Washington, DC 20375-5326 ATTN: Dr. G.M. Borsuk, Code 6800
- 7-8 Defense Technical Information Center Building 5, Cameron Station Alexandria, VA 22304-6145
- Defense Contracts Office
   U.S. Federal Court House, Rm 222
   255 W. Main Street
   Charlottesville, VA 22902
   ATTN: Mr. Wade Payne
- 10 University of Virginia
  Office of Sponsored Programs
  P.O. Box 9003
  Charlottesville, VA 22906
  ATTN: Mr. Gerald Kane